JPH0259495B2 - - Google Patents
Info
- Publication number
- JPH0259495B2 JPH0259495B2 JP7041884A JP7041884A JPH0259495B2 JP H0259495 B2 JPH0259495 B2 JP H0259495B2 JP 7041884 A JP7041884 A JP 7041884A JP 7041884 A JP7041884 A JP 7041884A JP H0259495 B2 JPH0259495 B2 JP H0259495B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- expansion
- information processing
- address
- select signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7041884A JPS60214063A (ja) | 1984-04-09 | 1984-04-09 | 情報処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7041884A JPS60214063A (ja) | 1984-04-09 | 1984-04-09 | 情報処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60214063A JPS60214063A (ja) | 1985-10-26 |
JPH0259495B2 true JPH0259495B2 (en]) | 1990-12-12 |
Family
ID=13430903
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7041884A Granted JPS60214063A (ja) | 1984-04-09 | 1984-04-09 | 情報処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60214063A (en]) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6444567A (en) * | 1987-08-12 | 1989-02-16 | Omron Tateisi Electronics Co | Method for expanding system |
JP2547654B2 (ja) * | 1990-06-29 | 1996-10-23 | 三洋電機株式会社 | データ処理装置 |
-
1984
- 1984-04-09 JP JP7041884A patent/JPS60214063A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60214063A (ja) | 1985-10-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS59180767A (ja) | 直列化装置 | |
US4926318A (en) | Micro processor capable of being connected with a coprocessor | |
JPH0769791B2 (ja) | マイクロプロセッサ | |
JPH0395650A (ja) | キャシュ動作不能アドレスランダムアクセスメモリ | |
JPH0259495B2 (en]) | ||
US5692161A (en) | Method and apparatus for operating a microcomputer in an emulation mode to access an external peripheral | |
JPH029401Y2 (en]) | ||
JPH01116702A (ja) | シーケンスコントローラ | |
JP2852149B2 (ja) | セマフォビット回路 | |
JPH0764856A (ja) | メモリアクセス制御回路 | |
JP2924575B2 (ja) | マイクロプロセッサ | |
JPH09106359A (ja) | 半導体集積回路 | |
JP2769382B2 (ja) | 情報処理装置 | |
JPS62251829A (ja) | シンボリツク処理システムおよび方法 | |
JPH0351009B2 (en]) | ||
JPS59157740A (ja) | マイクロコンピユ−タシステムのデ−タ転送方法 | |
JPH0554005A (ja) | マルチプロセツサシステム | |
JPS61161560A (ja) | メモリ装置 | |
JPS60193046A (ja) | 命令例外検出方式 | |
JPH044451A (ja) | コンピュータシステム | |
JPH04305783A (ja) | マイクロコンピュータ | |
JPH04367950A (ja) | Ramのアクセス制御回路 | |
JPH08272603A (ja) | データ処理装置 | |
JPH06149677A (ja) | キャッシュメモリシステム | |
JPS6227423B2 (en]) |